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Abstract — This article describes technology for diagnosing 
SoC HDL-models, based on transactional graph. Diagnosis 
method is focused to considerable decrease the time of fault 
detection and memory for storage of diagnosis matrix by 
means of forming ternary relations in the form of test, monitor, 
and functional component. The following problems are solved: 
creation of digital system model in the form of transaction 
graph and multi-tree of fault detection tables, as well as 
ternary matrices for activating functional components in tests, 
relative to the selected set of monitors; development of a 
method for analyzing the activation matrix to detect the faults 
with given depth and synthesizing logic functions for 
subsequent embedded hardware fault diagnosing. 
Keywords-system-on-chip; diagnosis; fault detection table; 
transaction graph, SoC HDL- model; infrastructure IP. 
I. TAB-MODEL FOR DIAGNOSIS FAULTY COMPONENTS 
OF SOC HDL-MODEL 
Motivation of this paper is determined by the following: 
1) the creation of simple and applicable models, methods and 
engines for diagnosis of multilayer software and hardware 
systems; 2) market appeal of matrix or table method for fault 
detection of SoC IP components (hardware and software) as 
the most effective one, which is focused on parallel 
processing and makes it possible to considerably reduce the 
time of faults diagnosis in non-functional mode. 
Aim of this article is creation of model and method for 
considerable decrease the testing time and memory for 
storage of diagnosis matrix by means of forming ternary 
relations (test – monitor – IP-function) in a single table TAB: 
Tests – Assertions – Blocks. The problems and background 
as published papers are: 1) development of diagnosability 
criteria and HDL digital system model in the form of 
transaction graph, as well as multi-level model and engine 
for diagnosis of software and hardware modules, based on 
activation matrix of functional components by using tests 
responded on the selected monitor set [1-6]; 2) development 
of a fault diagnosis method based on activation matrix 
analysis with a given depth [4-7]; 3) Implementation of 
diagnosis infrasructure in the system Riviera, Aldec [8-11].  
Model for diagnosis of HDL digital system model is 
represented by the following transformation of the initial 
diagnosis equation, defined by xor-relation of the parameters 
<test – functionality – faulty blocks>: 
m}{FA}{TB
FA}{TBFTB0BFT


, 
which is transformed in ternary matrix relation of the T,F,B: 
jiij BA)(TM{B}}A}{{TM  . 
Here, the coordinate of matrix (table) is equal to 1, if the pair 
test–monitor (assertions) iA)(T  activates faults of the 
functional block BB j  on the monitors. 
A digital system model is presented as transaction graph: 
}A,...,A,...,A,{AA
},B,...,B,...,B,{BB ,AB,G
mj21
ni21


, 
where sets of arcs B – functional blocks; A – monitors for 
observation of the HDL-code variables are defined. 
Test segments set }T,...,T,...,T,{TT kr21  for HDL-
blocks diagnosis overlaps the graph model, and activates the 
transaction paths in the graph. In general, the testing model is 
represented by the Cartesian product  TABM   that 
has the dimension k mnQ  . To reduce the amount of 
diagnostic information it is offered to assign assertion 
monitor to each test segment, which answers for 
visualization of an activation way of functional blocks. It 
makes possible to decrease the dimension of model (matrix) 
to k nQ   and retain all features of the triad relationship 
 TABM  . For the pair «test – monitor» not only 
one-to-one correspondence is possible  AT ji  , but 
functional  A}T,{T jri   and injective ones 
 }A,{AT sji  are used too. Such variety of 
correspondences makes it possible to duplicate one test 
segment for different monitors, as well as assign several tests 
to the same monitor. At that the matrix cell  {0,1}Mij   
always preserves its dimension, equal to 1 bit.   
The analytical matrix diagnosis model by using monitor 
engine, focused to achieving a given depth of faulty code 
diagnosis, is presented in the following form: 
}.T,...,T,...,T,{TTn;kB;LGL;A
};A,...,A,...,A,{AA(t)};L,...,L,...,L,{LL
};B,...,B,...,B,{BB,)t,AB,,T,L,G(fM
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Here iB  is a group of code statements, assigned to the node 
iL  (variable, register, counter, memory), determining its 
state; G is functionality, presented by the transaction graph 
BA)L,(G   in the form of the Cartesian product of node 
and arc sets; A is a set of monitors, as a subset of transaction 
graph nodes LA . The method for detecting faults of the 
functional blocks (FB) uses pre-built activation table 
(matrix) ATFB ][MM ij , where row is the relation 
between the test segment and a subset of activated blocks  
}1,0{M),M,...,M,...,M,(MAT ijiniji2i1ji  , 
observed by the monitor jA . Column of the table describes 
the relation between the functional block, test segments and 
monitors A)(T,fBM jj  . In the monitor engine the 
simulated time can be introduced, which complicates the 
activation matrix, and indicate real or simulated cycle, on 
which monitoring the node or functional block states on the 
test segment )t,B,T(fA jjij   is performed.  
At the modeling stage of fault diagnosis the response 
(column vector) }m,...,m,...,m,{mm pi21  of monitor 
engine A on the test segments T is determined, by 
)A,T(fm iii  . Searching faulty functional blocks is based 
on the definition of xor-operation between the assertion state 
vector and columns of the functional violation table 
)M...M...MM(m nj21  . The choice of 
solution is realized by using a method for xor-analysis 
columns, to choose a set of vectors jB  with minimum 
number of unit coordinates:  
])mB(B[minB
p
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p
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, 
forming the functional blocks with faults, verified on the test 
segments. In addition to the model for matrix diagnosis is 
necessary to describe the following important features of the 
matrix:  
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The features means:  
1) Each row of the matrix is a match or subset of the 
Cartesian product (test – monitor).  
2) Disjunction of all rows of the matrix gives a vector 
equal to one over all the coordinates.  
3) All rows are distinct, which eliminates the test 
redundancy.  
4) All columns of the matrix are distinct, which exclude 
the existence of equivalent faults.  
5) The number of matrix rows must be greater than the 
binary logarithm of the columns number that determines the 
potential diagnosability of all blocks. 6) Diagnosis function 
for block depends on the complete test and monitors, which 
must be minimized without reduction the diagnosability. 
II. DIAGNOSABILITY OF SOC HDL-MODEL 
As for the model quality for diagnosis functional 
violations, it shows the efficiency of the use of pair (test, 
assertions) for a given diagnosis depth. Evaluation of the 
model quality is functionally dependent on the length of the 
test T , a assertions number A , and detected blocks 
number with functional violation dN  on the total number of 
software blocks N: 
N
N
AT
N[]log
DEQ d2 

 . 
The diagnosis efficiency is the ratio of the minimum 
number of bits needed for identification (recognition) of all 
the blocks to the real number of code bits, presented by the 
product of test length by number of assertions in each of 
them. If the first estimate fraction is equal to 1 and all the 
blocks with functional violation are detected ( NNd  ), it 
means a test and assertions are optimal that gives value of 1 
for quality criterion of diagnosis model.  
Evaluation of the structure quality for the design code is 
interested as the perspective of the diagnosability of software 
blocks. The purpose of the analysis is determining the 
quantitative assessment of the graph structure and a node for 
placement of assertion monitors, which make possible to 
obtain maximum diagnosis depth of functional violation of 
the software components. It is important not controllability 
and observability as in testability, but the distinguish ability 
of the software components with functional violation, in the 
limit it is zero blocks with the equivalent (indistinguishable) 
violation. Such an assessment may be useful to compare the 
graphs implemented the same functionality. It is necessary to 
evaluate the graph structure from the position of potential 
detection depth of software functional violation. One 
possible option is diagnosability of ABC-graph as a function 
depending on adjacent arcs of each node (the number nN ), 
one of which is incoming, other one is outgoing. These arcs 
form paths without reconvergent fan-outs and branching (N 
is total number of arcs in the graph): 
N
N-N
D n . 
Each node, joining two arcs entering in the number nN , 
is called transit one. The estimation nN  is the number of 
indistinguishable functional violation of the software 
components. Potential locations of monitors for 
distinguishing functional violation are transit nodes. Given 
the above estimation of the diagnosability D the diagnosis 
model quality for software takes the form: 
N
N-N
AT
N[]log
DEQ n2 

 . 
Rules for synthesis of diagnosable software:  
1) Test (testbench) must create minimum number of one-
dimensional activation paths, covered all the nodes and arcs 
of ABC-graph.  
2) The base number of monitor-assertions equals the 
number of end nodes of the graph with not outgoing arcs.  
3) An additional monitor can be placed in each node, 
which has one incoming and one outgoing arc.  
4) Parallel independent code blocks have n monitors and 
a single test or one integrated monitor and n tests.  
5) Serially connected blocks have one activation test for 
serial path and n-1 monitor or n tests and n monitors.  
6) The graph nodes, which have different numbers of 
input and output arcs, create the conditions for the 
diagnosability of current section by one-dimensional 
activation tests without having to install additional monitors. 
 7) The set of test segments (testbench) has to be 100% 
functional coverage, given by the nodes of ABC-graph.  
8) Diagnosability function is directly proportional to the 
test length, the number of assertions and inversely 
proportional to the binary logarithm of the number of 
software blocks: 
.
N[]log
AT
)N,A,T(f
N
N-N
D
2
n   
Diagnosability as a function depending on the graph 
structure (for software), test and assertion monitors can 
always be reduced to unit value. For this purpose there are 
two alternative ways. The first one is increase of test 
segments, activating new paths for distinguishing equivalent 
faults without increasing assertions, if the software graph 
structure allows the potential links. The second is placement 
of additional assertion monitors in transit nodes of the graph. 
A third hybrid variant is possible, based on the joint 
application of two above ways. The relation of three 
components (the number of software blocks, the power of 
assertion engine and the test length) forms the set of optimal 
solutions  
ATN[]log1
N[]log
AT
1D 2
2


 , 
when quality of the diagnosis and diagnosability model is 
equal to 1. It can be useful for choosing an quasioptimal 
variant of alternative way for providing the full distinguish 
ability of software functional violation on a pair AT  . 
III. MODEL FOR DETECTING FUNCTIONAL FAILURES IN 
SOFTWARE 
An analytic model for verification of HDL-code by using 
temporal assertion engine (additional observation lines) is 
focused to achievement the specified diagnosis depth and 
presented as follows: 
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Here SB)*A(F   is functionality, represented by Code-
Flow Transaction Graph – CFTG (Fig. 1); 
}S,...,S,...,S,{SS mi21  are nodes or states of software 
when simulating test segments. Otherwise the graph can be 
considered as ABC-graph – Assertion Based Coverage 
Graph. Each state }S,...,S,...,S,{SS ipiji21ii   is determined 
by the values of design essential variables (Boolean, register 
variables, memory). The oriented graph arcs are represented 
by a set of software blocks  


i
n
1i
i
n
1i
ni21 B;BB  ),B,...,B,...,B,(BB ,  
where the assertion }A,...,A,...,A,{AAA ni21i   can be 
put in correspondence to each of them. Each arc iB  – a 
sequence of code statements – determines the state of the 
node )B,T(fS ii   depending on the test 
}T,...,T,...,T,{TT ki21 . The assertion monitor, uniting the 
assertions of node incoming arcs 
iniji21ii A...A...AA)A(S   can be put in 
correspondence to each node. A node can have more than 
one incoming (outcoming) arc. A set of functionally faulty 
blocks is represented by the list }L,...,L,...,L,{LL ni21 . 
.BBBBBBBBBBBB
BBBBBBBBBBBB
B)BBBB)BBBB((
B)B)BBBB(BBB(B
141282141062141041
13115113117213931
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13115172931
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Figure 1.  Example of ABC-graph for HDL-code 
The model for HDL-code, represented in the form of 
ABC-graph, describes not only software structure, but test 
slices of the functional coverage, generated by using 
software blocks, incoming to the given node. The last one 
defines the relation between achieved on the test variable 
space and potential one, which forms the functional coverage 
as the power of state i-th graph node 
p
i
r
i
cardC/cardCQ  . 
In the aggregate all nodes have to be full coverage of the 
state space of software variables, which determines the test 
quality, equal to 1 (100%): 1Ccard/CcardQ
m
1i
p
i
m
1i
r
i


 . 
Furthermore, the assertion engine  C,A  that exists in the 
graph allows monitoring arcs (code-coverage) 
}A,...,A,...,A,{AA ni21  and nodes (functional coverage) 
}C,...,C,...,C,{CC mi21 . The assertions on arcs are 
designed for diagnosis of the functional failures in software 
blocks. The assertions on graph nodes carry information 
about the quality of test (assertion) for their improvement or 
complement. The Code-Flow Transaction Graph makes 
possible the following: 1) use the testability design to 
estimate the software quality; 2) estimate the costs for 
creating tests, diagnosing and correcting the functional 
failures; 3) optimize test synthesis by means of solving the 
coverage problem by the minimum set of activated paths of 
all arcs (nodes). For instance, the minimum test for the above 
mentioned ABC-graph has six segments, which activate all 
existent paths: 
.SSSSSSSSSSSSSSS
SSSSSSSSSSSSSSST
986209752098420
975109841097310

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Tests can be associated with the following program block 
activization matrix: 
1.1...1.....1.T
.1.1...1....1.T
1...1...1...1.T
.1.1.....1...1T
1...1.....1..1T
.1...1.....1.1T
BBBBBBBBBBBBBBB
6
5
4
3
2
1
1413121110987654321ji
 
The activization matrix shows the fact of 
indistinguishability of the functional failures on a test in the 
blocks 3 and 9, 8 and 12, which constitute two equivalence 
classes if there is one assertion (monitor) in the node 9. To 
resolve this indistinguishability it is necessary to create two 
additional monitors in the nodes 3 and 6. As a result, three 
assertions in the nodes )A,A,A(A 963  allow 
distinguishing all the blocks of software code. Thus, the 
graph enables not only to synthesize the optimal test, but also 
to determine the minimum number of assertion monitors in 
the nodes to search faulty blocks with a given diagnosis 
depth. 
IV. MULTILEVEL METHOD (ENGINE) FOR DIAGNOSIS OF 
DIGITAL SYSTEM 
Process model or method for searching faults by 
diagnosis multi-tree is reduced to creation of the engine 
(Fig. 2) for traversal of tree branch on the depth, specified by 
the user:  










T}.,{B1
R};,{B0
AB
rs
1,j
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Here vector xor-operation is executed between the columns 
of the matrix and the output response vector 
rsA , which is 
determined by the functionality response taken from the 
monitors (assertions or bits of boundary scan register) under 
all test patterns. If at least one coordinate of vector xor-sum 
is equal to zero 0AB
rsrs
j
  then one of the following 
action is performed: the transition to the activation matrix of 
lower level 
s1,r
j
B   or repair of the functional block rs
j
B . At 
that analysis is carried out, what is the most important: 1) 
time – then repair of faulty block is performed; 2) money – 
then a transition down is carried out to specify the fault 
location, because replacement of smaller block substantially 
decreases the repair cost. If at least one coordinate of the 
resulting xor-sum vector is equal to one 1AB
rsrs
j
 , then 
transition to the next matrix column is performed. When all 
coordinates of the assertion monitor vector are equal to zero 
0Ars  , fault-free state of a device is fixed. If all vector 
sums are not equal to zero 1AB
rsrs
j
 , it means a test, 
generated for check the given functionality, has to be 
corrected. 
 
Figure 2.  Engine for traversal of diagnosis multitree  
Thus, the dataflow shown in the Fig. 2, allows realizing 
efficient infrastructure IP for complex technical systems. The 
advantages of the engine, which is invariant to the hierarchy 
levels, are the simplicity of preparation and presentation of 
diagnostic information in the form of minimizing activation 
table of functional blocks on the test patterns. 
V. VERIFICATION OF MODELS AND METHOD FOR 
DIAGNOSIS 
To illustrate the performance of the proposed model and 
method the functionalities of three modules of the digital 
filter of Daubechies [11] are considered below. The first 
component is component Row_buffer; its transaction graph, 
based on RTL-model, shown in Fig. 3. Nodes are presented 
by the states of variables and monitors, which are responsible 
for node incoming transactions or arcs, corresponding to the 
functional blocks. 
 Figure 3.  Component Row_buffer of transaction graph 
An activation table for functional blocks is generated by 
using graph, obtained during the simulation (Table I). Table 
rows are activation paths for blocks to the given monitor-
node. A table is a coverage all columns or functional blocks 
by rows of paths. In this case it should not have at least two 
identical columns. The difference of table is creation of the 
pair <test – observed node>, making it possible to 
considerably reduce the dimension of the table with 100% 
detection of all faulty blocks. The main feature of the 
proposed model is the ability to describe the following 
relations by using the table: distinct tests – one node, one test 
– distinct nodes. 
TABLE I.  ACTIVATION TABLE 
.1.1.........Dt
.1....1......Dt
.1.....1.....Dt
.1.......1...Dt
.1.........1.Dt
1...1........Dt
1.1..........Dt
1.......1....Dt
1.........1..Dt
1...........1Dt
.....1.......Dt
TTTTTTTTTTTTTA
211
210
29
28
27
16
15
14
13
12
31
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The use of the activation matrix of functional blocks 
(transaction graph) and xor-method for detecting faults 
allows synthesizing logic functions for the combination 
circuit, which determines number of functional block with 
semantic errors in process of simulation: 
1
83
TD  ; 
1
9
1
13
1
11
1
13
1
5
1
13
1
3
1
13
1
1
1
131
TTTTTTTTTTD  ; 
1
10
1
12
1
7
1
12
1
6
1
12
1
4
1
12
1
2
1
122
TTTTTTTTTTD  . 
This feature is possible due to the lack of equivalent 
faults or identical columns in the activation matrix. 
Therefore, fixing the actual state of monitors at the nodes 
321 D,D,D  on 11 test patterns makes it possible to 
unambiguously identify an incorrect functional module by 
performing xor-operation between the assertion vector and 
the columns of activation matrix. Zero value of all 
coordinates for the result of xor-operations determines the 
number of the column corresponding to a faulty module. The 
implementation of the model and method in a logical 
function allows identifying the faulty block before the 
completion of the diagnosing experiment, if it is possible. 
This means significant savings of diagnosis time for certain 
types of faults. For instance, the test-monitor 31 Dt   
allows identifying a fault of the block 8B  at the first test.  
Second test case for the practical use of the activation 
model and xor-method for searching faults is presented 
below. Synthesis of the diagnosis matrix for discrete cosine 
transform module from Xilinx library in the form of 
functional coverage is shown in Listing 1. 
Listing 1. Part of functional coverage  
c0: coverpoint xin 
{ 
bins minus_big={[128:235]};  
bins minus_sm={[236:255]}; 
bins plus_big={[21:127]};  
bins plus_sm={[1:20]}; 
bins zero={0}; 
} 
c1: coverpoint dct_2d 
{ 
bins minus_big={[128:235]};  
bins minus_sm={[236:255]}; 
bins plus_big={[21:127]};  
bins plus_sm={[1:20]}; 
bins zero={0}; 
bins zero2=(0=>0); 
} 
endgroup  
For all 12 modules the transaction graphs, activation 
tables, and logic functions are developed for testing and fault 
detection in the discrete cosine transform. Graph with the 
activation matrix and logic function (Fig. 4) are presented 
below. 
This graph is associated with the following diagnosis 
matrix (Table II). 
TABLE II.  DIAGNOSIS MATRIX 
............1.FP
.............1FP
1...1...1.1.1.FP
.1...1...1.1.1FP
..1.....1.1.1.FP
...1....1..1.1FP
......1..11.1.FP
.......1.1.1.1FP
TTTTTTTTTTTTTTA
32
21
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125
104
93
82
71
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The system of diagnosis functions is presented below: 
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1
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1
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3
1
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1
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1
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1
6
1
4
1
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1
12
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TF  ; 
Fragment of monitor engine is presented by Listing 2.  
Listing 2. Code fragment of monitor engine  
sequence first( reg[7:0] a, reg[7:0]b); 
 reg[7:0] d; 
 (!RST,d=a) 
##7 (b==d); 
 endsequence  
property f(a,b); 
 @(posedge CLK) 
 // disable iff(RST||$isunknown(a)) first(a,b); 
!RST |=> first(a,b); 
endproperty 
odin:assert property (f(xin,xa7_in)) 
 // $display("Very good"); 
else $error("The end, xin =%b,xa7_in=%b", $past(xin, 
7),xa7_in); 
 
Figure 4.  Transaction graph of main-RTL module 
Testing of discrete cosine transformation in the 
environment Riviera, Aldec detects incorrectness in seven 
rows of HDL-models: 
//add_sub1a <= xa7_reg + xa0_reg;// 
Subsequent correcting code allowed obtaining the 
following code (Listing 3). 
Listing 3. Corrected code fragment  
add_sub1a <= ({xa7_reg[8],xa7_reg} + {xa0_reg[8],xa0_reg}); 
add_sub2a <= ({xa6_reg[8],xa6_reg} +{xa1_reg[8],xa1_reg}); 
add_sub3a <= ({xa5_reg[8],xa5_reg} +{xa2_reg[8],xa2_reg});  
add_sub4a <= ({xa4_reg[8],xa4_reg} + {xa3_reg[8],xa3_reg}); 
end 
else if (toggleA == 1'b0) 
begin 
add_sub1a <= ({xa7_reg[8],xa7_reg} - {xa0_reg[8],xa0_reg});  
add_sub2a <= ({xa6_reg[8],xa6_reg} - {xa1_reg[8],xa1_reg}); 
add_sub3a <= ({xa5_reg[8],xa5_reg} - {xa2_reg[8],xa2_reg});  
add_sub4a <= ({xa4_reg[8],xa4_reg} - {xa3_reg[8],xa3_reg}); 
VI. IMPLEMENTATION OF MODELS AND METHODS IN THE 
VERIFICATION SYSTEM 
Practical implementation of models and verification 
methods is integrated into the simulation environment 
Riviera of Aldec Inc., Fig. 5. New assertion and diagnosis 
modules, added in the system, improved the existing 
verification process, which allowed 15% reduction the 
design time of digital product. 
Actually, application of assertions makes possible to 
decrease the length of test-bench code and considerably 
reduce (х3) the design time (Fig. 6), which is the most 
expensive. Assertion engine allows increasing the diagnosis 
depth of functional failures in software blocks up to level 10-
20 HDL-code statements.  
 
Figure 5.  Implementation of results in the system Riviera 
 
Figure 6.  Comparative analysis of verification methods  
Due to the interaction of simulation tools and assertion 
engine, automatically placed inside the HDL-code, an access 
of diagnosis tools to the values of all internal signals is 
appeared. This allows quickly identifying the location and 
type of the functional violation, as well as reducing the time 
of error detection in the evolution of product with top-down 
design. Application of assertion for 15 real-life designs (from 
5 thousand up to 5 million gates) allowed obtaining hundreds 
of dedicated solutions, included in the verification template 
library VTL, which generalizes the most popular on the EDA 
market temporal verification limitations for the  broad class 
of digital products. Software implementation of the proposed 
system for analyzing assertions and diagnosis HDL-code is 
part of a multifunctional integrated environment Aldec 
Riviera for simulation and verification of HDL-models. 
High performance and technological combination of 
assertion analysis system and HDL-simulator of Aldec 
Company is largely achieved through integration with the 
internal simulator components, including HDL-language 
compilers. Processing the results of the assertion analysis 
system is provided by a set of visual tools of Riviera 
environment to facilitate the diagnosis and removal of 
functional violation. The assertion analysis model can also 
be implemented in hardware with certain constraints on a 
subset of the supported language structures. Products Riviera 
including the components of assertion temporal verification, 
which allow improving the design quality for 3-5%, 
currently, occupies a leading position in the world IT market 
with the number of installations of 5,000 a year in 200 
companies and universities in more than 20 countries on the 
world. 
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VII. CONCLUSION 
1. Proposed transactional graph model and method for 
diagnosis of digital systems-on-chips are focused to 
considerable reducing the time of functional violation based 
on diagnosis matrix with ternary relations in the form of test, 
monitor, and functional component. 
2. An improved process model for detection of functional 
violation in software or hardware is proposed. It is 
characterized by using the xor-operation, which makes it 
possible to improve the diagnosis performance for single and 
multiple faults (functional violation) on the basis of parallel 
analysis of the fault table, boundary scan standard IEEE 
1500, and vector operations and, or, xor. 
3. A model for diagnosis the functionality of digital 
system-on-chip in the form of multi-tree and method for tree 
traversal, implemented in the engine for faults detection with 
given depth, are developed. They considerably increase the 
performance of software and hardware Infrastructure IP. 
4. Test verification of proposed diagnosis method is 
performed by three real case studies, presented by SoC 
functionalities of a cosine transform filter, which showed the 
consistency of the results in order to minimize the time of 
fault detection and memory for storing diagnosing 
information, as well as increase the diagnosis depth for 
digital products. 
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